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In this paper, a new current-mode (CM) circuit for realizing all of the first-order filter responses is 
suggested. The proposed configuration contains low number of components, only two NMOS transistors 
both operating in saturation region, two capacitors and two resistors. Major advantages of the presented 
circuit are low voltage, low noise and high linearity. The proposed filter circuit can simultaneously 
provide both inverting and non-inverting first-order low-pass, high-pass and all-pass filter responses. 
Computer simulation results achieved through SPICE tool and experimental results are given as examples 
to demonstrate performance and effectiveness of the proposed topology. 
Keywords: NMOS, first-order filter, current-mode. 
1. Introduction
The use of current-mode (CM) active devices offers some important potential
advantages called as higher usable gain, more reduced voltage excursion at sensitive 
nodes, greater linearity, less power consumption, wider bandwidth, better accuracy and 
larger dynamic range compared to that of voltage-mode counterparts for example 
operational amplifiers 1-3. It is a well known fact that an all-pass filter (phase shifter) 
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[10] 6 0/1 no inverting BJT ±1.5V 
[11] 3 2/2 no Non-inverting 0.18µm +1.8V 
[12] 7 0/1 no Non-inverting 0.35µm +3.3V 
[13] 12 0/1 no Non-inverting BJT +3.0V 
[14] 10 0/1 no inverting BJT ±5.0V 
[15] 38* 2/1 yes Both ** 0.35µm ±2.5V 
[16] 38 1/1 no Both 
simultaneously 
0.5µm ±2.0V 
[17] 32 1/1 no Both *** 0.25µm ±1.25V 
This work 2 2/2 yes Both 
simultaneously 
0.13µm ±0.75V 
* Except four NMOS transistors used to obtain two tunable resistors 
** There are two different circuits, one of which is inverting while other one is non-inverting. 
*** Inverting response is obtained by RC-CR transformation. 
 
application areas in analog signal processing systems, control engineering, etc. in order to 
shift phases of the signals while keeping their amplitudes unchanged. A first-order all-
pass filter requiring at least one capacitive component and one resistive component has a 
pole on the left half s plane and a zero on the right half s plane. The pole and zero has the 
same value in magnitude. The filters of 4-9 use CMOS technology but operate in voltage-
mode (VM). On the other hand, the circuits in 10, 13, 14 operate in CM but employ BJT 
technology. The CM filter of 11, which is suitable for high frequency applications, 
contains three CMOS transistors, a floating resistor for biasing purpose and a large 
coupling capacitor for dc isolation of the load. The circuit reported in 12 is a square-root-
domain CM filter which needs two identical bias currents. It is worth to note that a simple 
square-root-domain integrator needs more than 30 transistors 12. Further, many phase 
shifters like circuits in 15-18 using active building blocks such as second-generation current 
conveyors (CCIIs) have been reported in open literature. It should be noted that a CCII 
typically involves more than ten transistors. 
In this paper, a novel CM circuit for simultaneously providing both inverting and 
non-inverting first-order low-pass, high-pass and all-pass filter responses is suggested. 
The developed filter structure includes a lower number of elements such as only two 
NMOS transistors, two capacitors and two resistors. The presented circuit enjoys low 
voltage, low noise and high linearity. However, it requires matching conditions for all-
pass responses. Simulation results and experimental measurements are included to verify 
the theory. Table 1 summarizes the advantages and disadvantages of the previously 
published CM all-pass phase filters as well as the proposed one. 
2.   Proposed CM All-pass Filter 
The proposed CM topology for realizing various first-order filters is shown in Fig. 1. 
It can be seen that it employs an inverting amplifier with the voltage gain of β. The 
employed inverting amplifier should possess high input and low output impedances 
ideally. Such an amplifier with unity gain in magnitude can be found in 5 using two 
NMOS and three PMOS transistors or in 6, 8 using only two NMOS transistors with large  
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Fig. 1. Developed CM configuration for realizing first–order filters. 
 
dimensions. Analysis of the proposed CM configuration of Fig. 1 gives the following 
responses: 
 














     (1b) 
 


















    (2b) 


















    (3b) 




















     (4b) 
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Here, the pole frequency of the filter from Fig. 1 is found as o = 1/(C1R1). Further, if 
β = 1 as for the inverting amplifiers in 5, 6, the following responses can be obtained: 

























    (5b) 

























     (6b) 
It should be noted that the all-pass filters of 4-15, 17, 18 can realize only one all-pass 
response. In order to obtain output currents at high-output-impedance terminals from the 
structure in Fig. 1, a current buffer is required for each current. For this purpose a current 
follower (CF) 19 can be a good choice. However, a CF has an input parasitic resistance 
denoted by Rp. The output of the developed inverting all-pass filter connected to the input 
of a CF is shown in Fig. 2. Considering the required conditions for the inverting all-pass 






















Fig. 2. The output of the suggested all-pass filter connected to the input of a CF. 


































ap  (7b) 
From (7), one should select R1 >> 3Rp to prevent the loading effect. 
 
3. Parasitic effects 
 
The parasitic of the employed amplifier can be considered as parallel capacitance 
and resistance at its input terminal (RyCy) and output resistance (Ro) in series at its 
output terminal as shown in Fig. 3. Since Ry and Cy appears in parallel with externally 
connected R1 and C1, their effects can be neglected selecting R1 >> Ry and Cy << C1. 
Considering the output resistance Ro of the inverting amplifier, while the current 
responses Ilp1 and Ihp1 remain undisturbed, Ilp2 and Ihp2 and their corresponding phase 



























































)(    (9b) 
It can be seen that a second pole appears in the TF of the filter due to the nonzero output 











    (10) 
 
 
Fig. 3. Inverting amplifier with parasitic impedances 
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Thus one should select Ro << R2 in order to neglect the effect of the second pole. 









































































































   (12b) 
Selecting Ro << R2 with R2 = βR1 and C1 = βC2 in (11a) and (12a) one can obtain the ideal 
all-pass responses (5a) and (6a), respectively. Note that the proposed all-pass filter having 
no capacitor connected in series to the X terminal of the inverting amplifier; accordingly, 
it can be worked at higher frequencies 20. 
 
4. Noise analysis 
 
The inverting amplifier used in the structure of the proposed CM all-pass filter can 
be implemented with two NMOS transistors as shown in Fig. 4a 8. The gain of the 











        (13) 
where (W/L)i is the ratio of the channel width to channel length of the i-th (i = 1, 2) 
transistor. 
The inverting amplifier including noise sources of the transistors is shown in Fig. 4b. 
The noise density sources of the transistors can be represented as: 
2
1 14 effdV kTR df      (14a) 
2
2 24 effdV kTR df     (14b) 
Here, Reffi is the effective thermal noise resistance of the i-th transistor given as 
       2
2




       (15) 
 
 

















represents the channel noise effect, GR  is the poly gate resistor and 
BR  is the substrate resistance 
21. The substrate resistance is multiplied a factor of (n-1) 






The total output current noise density of the inverting amplifier can be given as  
  
2 22 2 2
1 21 2out m mg gdi dV dV      (16) 
Thus the equivalent input noise density of the amplifier is found as  
2
22 2 2 2 2






dV dV dV dV dV
g 
      (17) 
Considering matched transistors i.e. 1 2m mg g  and consequently  = 1 the total 
equivalent input noise density is 2 212ieqdV dV . 
For the all-pass filter of Fig. 1, there are additional thermal noises due to the external 
resistors R1 and R2. Thus, the total equivalent input noise of the proposed CM all-pass 




4 2 4ieq allpassdV kTR df kTR dfdV

       (18) 
From (18), an equivalent input resistance (Rieq) for noise calculation purpose can be 
defined as: 




2ieq allpass effR R R R

       (19) 
The bandwidth (BW) of the equivalent input noise density is limited by the external 
capacitor C1. Thus the integrated noise of this resistor-capacitor combination (or all-pass 















   
 








      (21) 
Substituting (21) into (20), the integrated noise is simply found as kT/C1. For wideband 
systems the integrated noise is important, thus to reduce the noise we have to select larger 
capacitances which obviously will increase the power consumption 21. 
 
5. Simulation and experimental results 
In this section, simulation results of the proposed first-order all-pass filter in Fig. 1 
based on 0.13 m IBM MOS technology parameters 22 with ±0.75 V dc power supply 
voltages are demonstrated. The aspect ratios of both NMOS transistors of inverting 
amplifier in Fig. 4 6 are chosen as 104 m/0.13 m. The aspect ratio of the transistors are 
selected large to prevent loading effect. The non-ideality parameters of the structure 
given in Fig. 4 are found as β = 0.852, Ro = 13.66 Ω, Cy = 221 fF, Ry ≈ ∞. Passive 
components of the all-pass filter depicted in Fig. 1 are taken as R1 = R2 = 12 k and 
C1 = C2 = 10 pF to obtain the resonance frequency of fo  1.32 MHz. For this purpose, 
ideal and simulated magnitude and phase responses of the all-pass filter, Iap1 and Iap2, are 
shown in Figs. 5 and 6, respectively. Time domain responses of Iap1 and Iap2 are 
demonstrated in Fig. 7. Total Harmonic Distortion (THD) variations versus amplitudes of 
peak values of input current are given in Table 2, where at the outputs of Iap1 and Iap2. 
20Ω resistors are connected to simulate the effect of the current. Similarly, input and 
output noise variations against frequency for Iap1 and Iap2 are tabulated in Tables 3 and 4, 
respectively. 
Monte Carlo analysis of the introduced all-pass filter with 20% variations of 
C = 10 pF is achieved after a hundred runs. In addition, the variations of the magnitude of 
all-pass filter at 1.32 MHz are demonstrated in Fig. 8. The magnitudes of Iap1 and Iap2 
with respect to frequency are drawn in Fig. 9. 
In order to confirm the simulation results, the behavior of the Iap1 response of the 
proposed all-pass filter has also been verified by experimental measurements using 
network-spectrum analyzer Agilent 4395A, function generator Agilent 33521A, and 
oscilloscope Agilent DSOX2014A. In measurements the readily available array 
transistors CD4007UB 23 by Texas Instruments with ±15 V dc supply voltages have been 
used. To perform the measurements of the proposed current-mode filter, the circuit was 
extended by voltage-to-current and current-to-voltage converters realized by OPA860 ICs 
24 by Texas Instruments with dc power supply voltages equal to ±5 V as it is shown in 25. 
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Since the OPA 860 generally behaves as CCII+, the measured voltage compared to the 
Iap1 is shifted in the phase by 180°. The experiments have been performed with 
R1 = R2 = 1.2 k and C1 = C2 = 100 pF and the results are shown in Fig. 10. In this case 
the 90° phase shift is at fo  1.26 MHz, which is very close to the theoretical value of 
fo  1.3263 MHz. The time-domain response of the measured Iap1 response of the all-pass 
filter is shown in Fig. 11 in which a sine-wave input of 1 V peak-to-peak and frequency 
of 1.26 MHz was applied to the filter. From Fig. 11 it can be seen that the phase shift in 






























Fig. 5. Simulated magnitude and phase responses of the Iap1. 
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Fig. 6. Simulated magnitude and phase responses of the Iap2. 
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Time (s) 


























Fig. 7. Time domain responses of the all-pass filter. 
 
Table 2. THD variations of all-pass responses of the filter in Fig. 1 at 1.32 MHz. 
Magnitude of input current (µA) Iap1, THD (%) Iap2, THD (%) 
1 0.379 0.628 
5 0.582 1.242 
10 1.119 2.306 
15 1.609 3.275 
20 2.046 4.072 
25 2.353 4.684 
30 2.581 5.192 
35 2.782 5.639 
40 2.955 6.050 
45 3.114 6.490 
50 3.232 7.103 
 
Table 3. Input and output noises of the all-pass filter in Fig. 1 (Iap1) against frequency. 
Frequency (Hz) Output noise (pV/Hz) Input noise (pA/Hz) 
1×103 575.64 33.81 
1×104 575.64 33.81 
1×105 575.63 33.78 
1×106 575.04 31.98 
1×107 574.04 29.54 
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Table 4. Input and output noises of the all-pass filter in Fig. 1 (Iap2) against frequency. 
Frequency (Hz) Output noise (pV/Hz) Input noise (pA/Hz) 
1×103 575.77 28.79 
1×104 575.77 28.79 
1×105 575.77 28.82 
1×106 575.72 30.67 
1×107 575.59 34.69 
1×108 572.45 35.11 
 
DB(I(Vap2))





n samples = 100 
n divisions = 20 
mean = -0.771189 
sigma = 0.475813 
minimum = -1.59304
10th %ile = -1.45792
median = -0.834566
90th %ile = -0.123338
maximum = 0.109475 
DB(I(Vap1))
















n samples = 100 
n divisions = 20 
mean = -0.736788 
sigma = 0.0765834 
minimum = -0.888412
10th %ile = -0.844094
median = -0.722585
90th %ile = -0.631443













Fig. 8. Variations of the magnitude of all-pass filter at 1.32 MHz. 
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Figure 9. The magnitudes of Iap1 and Iap2 with respect to frequency. 
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Fig. 10. Measured magnitude and phase responses of the Iap1. 
 
 
Fig. 11. Measured time domain response of the Iap1. 
 
It is observed from Figs. 5-7, 10, and 11 that the simulation and experimental results 
are in close proximity with the ideal ones as expected. Nevertheless, the discrepancy 
among ideal, simulation and experimental results fundamentally arises from non-
idealities of NMOS transistors. 
 
6. Conclusion 
A new CM all-pass filter structure for simultaneously realizing inverting/ non-
inverting first-order low-pass, high-pass and all-pass filter responses is developed in this 
paper. The suggested first-order filter consists of a lower number of components for 
example two NMOS transistors both in saturation region, two capacitors and two 
resistors. Major advantages of the proposed configuration are low voltage, low noise and 
Vin Vap1 
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high linearity. Nevertheless, it needs matching constraints for all-pass characteristics. 
Simulation results accomplished via SPICE and experimental tests confirm the theoretical 
ones well as expected. 
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